Sciweavers

467 search results - page 58 / 94
» Using the DEVS Paradigm to Implement a Simulated Processor
Sort
View
ICPP
2007
IEEE
14 years 3 months ago
Parallel Algorithms for Bayesian Indoor Positioning Systems
We present two parallel algorithms and their Unified Parallel C implementations for Bayesian indoor positioning systems. Our approaches are founded on Markov Chain Monte Carlo si...
Konstantinos Kleisouris, Richard P. Martin
SIGMETRICS
2003
ACM
147views Hardware» more  SIGMETRICS 2003»
14 years 2 months ago
Effect of node size on the performance of cache-conscious B+-trees
In main-memory databases, the number of processor cache misses has a critical impact on the performance of the system. Cacheconscious indices are designed to improve performance b...
Richard A. Hankins, Jignesh M. Patel
DATE
2003
IEEE
117views Hardware» more  DATE 2003»
14 years 2 months ago
Exploring SW Performance Using SoC Transaction-Level Modeling
This paper presents VISTA, a new methodology and tool dedicated to analyse system level performance by executing full-scale SW application code on a transaction-level model of the...
Imed Moussa, Thierry Grellier, Giang Nguyen
FCCM
2002
IEEE
119views VLSI» more  FCCM 2002»
14 years 1 months ago
Using On-Chip Configurable Logic to Reduce Embedded System Software Energy
We examine the energy savings possible by re-mapping critical software loops from a microprocessor to configurable logic appearing on the same-chip in commodity chips now commerci...
Greg Stitt, Brian Grattan, Jason R. Villarreal, Fr...
TCSV
2002
124views more  TCSV 2002»
13 years 8 months ago
Efficient moving object segmentation algorithm using background registration technique
An efficient moving object segmentation algorithm suitable for real-time content-based multimedia communication systems is proposed in this paper. First, a background registration ...
Shao-Yi Chien, Shyh-Yih Ma, Liang-Gee Chen