Sciweavers

467 search results - page 63 / 94
» Using the DEVS Paradigm to Implement a Simulated Processor
Sort
View
WOSP
2004
ACM
14 years 2 months ago
Collecting whole-system reference traces of multiprogrammed and multithreaded workloads
The simulated evaluation of memory management policies relies on reference traces—logs of memory operations performed by running processes. No existing approach to reference tra...
Scott F. Kaplan
CPHYSICS
2007
80views more  CPHYSICS 2007»
13 years 8 months ago
Development of a parallelized 3D electrostatic PIC-FEM code and its applications
A parallelized three-dimensional self-consistent electrostatic particle-in-cell (PIC) code using unstructured tetrahedral mesh is proposed. Parallel implementation of the current ...
J.-S. Wu, K.-H. Hsu, F.-L. Li, C.-T. Hung, S.-Y. J...
ICPP
2000
IEEE
14 years 1 months ago
Simultaneous Multithreading-Based Routers
This work considers the use of a n S M T (simultaneous multithreading) processor in lieu of the conventional processor(s) in a router and evaluates quantitatively the potential ga...
Kemathat Vibhatavanij, Nian-Feng Tzeng, Angkul Kon...
VTS
1997
IEEE
86views Hardware» more  VTS 1997»
14 years 1 months ago
Methods to reduce test application time for accumulator-based self-test
Accumulators based on addition or subtraction can be used as test pattern generators. Some circuits, however, require long test lengths if the parameters of the accumulator are no...
Albrecht P. Stroele, Frank Mayer
ISCA
2006
IEEE
131views Hardware» more  ISCA 2006»
14 years 2 months ago
Reducing Startup Time in Co-Designed Virtual Machines
A Co-Designed Virtual Machine allows designers to implement a processor via a combination of hardware and software. Dynamic binary translation converts code written for a conventi...
Shiliang Hu, James E. Smith