Sciweavers

467 search results - page 68 / 94
» Using the DEVS Paradigm to Implement a Simulated Processor
Sort
View
VC
2010
135views more  VC 2010»
13 years 7 months ago
Real-time single scattering inside inhomogeneous materials
In this paper we propose a novel technique to perform real-time rendering of translucent inhomogeneous materials, one of the most well known problems of Computer Graphics. The deve...
D. Bernabei, Fabio Ganovelli, Nico Pietroni, Paolo...
ICASSP
2011
IEEE
13 years 16 days ago
Reconfigurable decoder architectures for Raptor codes
Decoder architectures for architecture-aware Raptor codes having regular message access-and-processing patterns are presented. Raptor codes are a class of concatenated codes compo...
Hady Zeineddine, Mohammad M. Mansour
SEUS
2009
IEEE
14 years 3 months ago
Towards Time-Predictable Data Caches for Chip-Multiprocessors
Future embedded systems are expected to use chip-multiprocessors to provide the execution power for increasingly demanding applications. Multiprocessors increase the pressure on th...
Martin Schoeberl, Wolfgang Puffitsch, Benedikt Hub...
DATE
2008
IEEE
155views Hardware» more  DATE 2008»
14 years 3 months ago
Comparison of memory write policies for NoC based Multicore Cache Coherent Systems
The following study shows a direct comparison of memory write policies in Shared Memory Multicore Systems. Although there are much work and many studies about this issue, our work...
Pierre Guironnet de Massas, Frédéric...
PDP
1997
IEEE
14 years 1 months ago
The controlled logical clock--a global time for trace-based software monitoring of parallel applications in workstation clusters
Event tracing and monitoring of parallel applications are difficult if each processor has its own unsynchronized clock. A survey is given on several strategies to generate a glob...
Rolf Rabenseifner