Sciweavers

598 search results - page 82 / 120
» VLSI Implementation of Neural Networks
Sort
View
ITCC
2005
IEEE
14 years 1 months ago
A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs
The interconnection network plays an important role in the performance and energy consumption of a Networkon-Chip (NoC) system. In this paper, we propose a RDT(2,2,1)/α-based int...
Yang Yu, Mei Yang, Yulu Yang, Yingtao Jiang
DAC
2006
ACM
13 years 11 months ago
Steiner network construction for timing critical nets
Conventionally, signal net routing is almost always implemented as Steiner trees. However, non-tree topology is often superior on timing performance as well as tolerance to open f...
Shiyan Hu, Qiuyang Li, Jiang Hu, Peng Li
ISVLSI
2006
IEEE
129views VLSI» more  ISVLSI 2006»
14 years 1 months ago
Connection-oriented Multicasting in Wormhole-switched Networks on Chip
Network-on-Chip (NoC) proposes networks to replace buses as a scalable global communication interconnect for future SoC designs. However, a bus is very efficient in broadcasting....
Zhonghai Lu, Bei Yin, Axel Jantsch
ANSS
2004
IEEE
13 years 11 months ago
SENS: A Sensor, Environment and Network Simulator
Recent advances in micro electro-mechanical systems and VLSI lithography have enabled the miniaturization of sensors and controllers. Such minitiarization facilitates the deployme...
Sameer Sundresh, WooYoung Kim, Gul Agha
DFT
2003
IEEE
132views VLSI» more  DFT 2003»
14 years 1 months ago
Level-Hybrid Optoelectronic TESH Interconnection Network
This paper discusses a hybrid optoelectronic scheme for a new interconnection network, "Tori connected mESHes (TESH)". The major features of TESH are the following: it i...
Vijay K. Jain, Glenn H. Chapman