Sciweavers

92 search results - page 5 / 19
» VLSI architecture based on packet data transfer scheme and i...
Sort
View
CN
2002
74views more  CN 2002»
13 years 7 months ago
Dynamic buffer management scheme based on rate estimation in packet-switched networks
Abstract-- While traffic volume of real-time applications is rapidly increasing, current routers do not guarantee minimum QoS values of fairness and they drop packets in random fas...
Jeong-woo Cho, Dong-Ho Cho
SBCCI
2005
ACM
123views VLSI» more  SBCCI 2005»
14 years 1 months ago
Fault tolerance overhead in network-on-chip flow control schemes
Flow control mechanisms in Network-on-Chip (NoC) architectures are critical for fast packet propagation across the network and for low idling of network resources. Buffer manageme...
Antonio Pullini, Federico Angiolini, Davide Bertoz...
VLSID
2003
IEEE
115views VLSI» more  VLSID 2003»
14 years 7 months ago
An Adaptive Supply-Voltage Scheme for Low Power Self-Timed CMOS Digital Design
This paper combines an adaptive supply-voltage scheme with self-timed CMOS digital design, to achieve low power performance. The supply-voltage automatically tracks the input data...
W. Kuang, J. S. Yuan

Publication
232views
13 years 5 months ago
Measurement in 802.11 Wireless Networks and its Applications
Ease of deployment, wireless connectivity and ubiquitous mobile on-the-go computing has made the IEEE 802.11 the most widely deployed Wireless Local Area Network (WLAN) sta...
Malik Ahmad Yar Khan
APNOMS
2009
Springer
14 years 2 months ago
A Scheme for Supporting Optimal Path in 6LoWPAN Based MANEMO Networks
In this paper, we focus on the scheme for the route optimization in 6LoWPAN based MANEMO environments. If 6LoWPAN mobile routers for supporting NEMO protocol are organized by neste...
Jin Ho Kim, Choong Seon Hong