Sciweavers

114 search results - page 9 / 23
» Verification by Simulation Comparison using Interface Synthe...
Sort
View
DAC
2002
ACM
14 years 9 months ago
Deriving a simulation input generator and a coverage metric from a formal specification
This paper presents novel uses of functional interface specifications for verifying RTL designs. We demonstrate how a simulation environment, a correctness checker, and a function...
Kanna Shimizu, David L. Dill
ACHI
2009
IEEE
14 years 2 months ago
Ground Truth Verification Tool (GTVT) for Video Surveillance Systems
— As cameras and storage devices have become cheaper, the number of video surveillance systems has also increased. Video surveillance was (and mostly is) done by human operators ...
Amol Ambardekar, Mircea Nicolescu, Sergiu Dascalu
DEDS
2000
83views more  DEDS 2000»
13 years 7 months ago
Synthesis of Discrete-Event Controllers Based on the Signal Environment
In this paper, we present the integration of controller synthesis techniques in the SIGNAL environment through the description of a tool dedicated to the incremental construction o...
Hervé Marchand, Patricia Bournai, Michel Le...
EURODAC
1994
IEEE
209views VHDL» more  EURODAC 1994»
14 years 1 days ago
MOS VLSI circuit simulation by hardware accelerator using semi-natural models
- The accelerator is destined to circuit-level simulation of digital and analog/digital MOS VLSI'c containing of up to 100 thousand transistors (with 16 Mb RAM host-machine). ...
Victor V. Denisenko
ASPDAC
1995
ACM
99views Hardware» more  ASPDAC 1995»
13 years 11 months ago
An integrated hardware-software cosimulation environment for heterogeneous systems prototyping
- In this paper, we present a hardware-software cosimulation environment for heterogeneoussystems. To be an efficient system verification environment for the rapid prototyping of h...
Yongjoo Kim, Kyuseok Kim, Youngsoo Shin, Taekyoon ...