Sciweavers

487 search results - page 69 / 98
» Versatile Imaging Architecture Based on a System on Chip
Sort
View
VECPAR
2004
Springer
15 years 11 months ago
Distributed Processing of Large BioMedical 3D Images
The Human Genetics Unit (HGU) of the Medical Research Council (MRC) in Edinburgh has developed the Edinburgh Mouse Atlas, a spatial temporal framework to store and analyze biologic...
Konstantinos Liakos, Albert Burger, Richard A. Bal...
ISLPED
1995
ACM
112views Hardware» more  ISLPED 1995»
15 years 9 months ago
Ultra-low-power analog associative memory core using flash-EEPROM-based programmable capacitors
Analog techniques can lead to ultra-efficient computational systems when applied to the right applications. The problem of associative memory is well suited to array-based analog ...
Alan Kramer, Roberto Canegallo, Mauro Chinosi, D. ...
VLSID
2002
IEEE
90views VLSI» more  VLSID 2002»
16 years 6 months ago
Software-Only Bus Encoding Techniques for an Embedded System
Microprocessors with built-in Liquid Crystal Device (LCD) controllers and equipped with Flash ROM are common in mobile computing applications. In the first part of the paper, a so...
Wei-Chung Cheng, Jian-Lin Liang, Massoud Pedram
VLSID
2002
IEEE
138views VLSI» more  VLSID 2002»
16 years 6 months ago
ETAM++: Extended Transition Activity Measure for Low Power Address Bus Designs
Interconnection networks in Systems-On-Chip begin to have a non-negligible impact on the power consumption of a whole system. This is because of increasing inter-wire capacitances...
Haris Lekatsas, Jörg Henkel
ISPASS
2010
IEEE
16 years 29 days ago
Hardware prediction of OS run-length for fine-grained resource customization
—In the past ten years, computer architecture has seen a paradigm shift from emphasizing single thread performance to energy efficient, throughput oriented, chip multiprocessors...
David Nellans, Kshitij Sudan, Rajeev Balasubramoni...