Sciweavers

1508 search results - page 227 / 302
» Versatile Processor Design for Efficiency and High Performan...
Sort
View
HPCA
2002
IEEE
14 years 9 months ago
Evaluation of a Multithreaded Architecture for Cellular Computing
Cyclops is a new architecture for high performance parallel computers being developed at the IBM T. J. Watson Research Center. The basic cell of this architecture is a single-chip...
Calin Cascaval, José G. Castaños, Lu...
ISLPED
2004
ACM
157views Hardware» more  ISLPED 2004»
14 years 2 months ago
4T-decay sensors: a new class of small, fast, robust, and low-power, temperature/leakage sensors
We present a novel temperature/leakage sensor, developed for high-speed, low-power, monitoring of processors and complex VLSI chips. The innovative idea is the use of 4T SRAM cell...
Stefanos Kaxiras, Polychronis Xekalakis
ICIP
2007
IEEE
14 years 10 months ago
Dominant Color Structure Descriptor for Image Retrieval
-- A new Dominant Color Structure Descriptor (DCSD) is proposed in this paper. It is designed to provide an efficient way to represent both color and spatial structure information ...
Ka-Man Wong, Lai-Man Po, Kwok-Wai Cheung
VLSID
2002
IEEE
126views VLSI» more  VLSID 2002»
14 years 9 months ago
A Hardware/Software Reconfigurable Architecture for Adaptive Wireless Image Communication
With the projected significant growth in mobile internet and multimedia services, there is a strong demand for nextgeneration appliances capable of wireless image communication. O...
Debashis Panigrahi, Clark N. Taylor, Sujit Dey
ICC
2007
IEEE
116views Communications» more  ICC 2007»
14 years 3 months ago
A New Cross Layer Approach to QoS-Aware Proportional Fairness Packet Scheduling in the Downlink of OFDM Wireless Systems
—OFDM systems are the major cellular platforms for supporting ubiquitous high performance mobile applications. However, there remain a number of research challenges to be tackled...
Zhen Kong, Jiangzhou Wang, Yu-Kwong Kwok