Sciweavers

1393 search results - page 218 / 279
» Virtual-Channel Flow Control
Sort
View
RSP
1998
IEEE
188views Control Systems» more  RSP 1998»
15 years 6 months ago
Performance and Interface Buffer Size Driven Behavioral Partitioning for Embedded Systems
One of the major differences in partitioning for codesign is in the way the communication cost is evaluated. Generally the size of the edge cut-set is used. When communication bet...
T.-C. Lin, Sadiq M. Sait, Walling R. Cyre
132
Voted
ERCIMDL
1998
Springer
133views Education» more  ERCIMDL 1998»
15 years 6 months ago
MarketNet: Using Virtual Currency to Protect Information Systems
This paper describes novel market-based technologies for systematic, quantifiable and predictable protection of information systems against attacks. These technologies, incorporate...
Yechiam Yemini, Apostolos Dailianas, Danilo Floris...
115
Voted
FPGA
1997
ACM
132views FPGA» more  FPGA 1997»
15 years 6 months ago
Wormhole Run-Time Reconfiguration
Configurable Computing Machines (CCMs) are an emerging class of computing platform which provide the computational performance benefits of ASICs, yet retain the flexibility and ra...
Ray Bittner, Peter M. Athanas
ISCA
1992
IEEE
151views Hardware» more  ISCA 1992»
15 years 6 months ago
An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads
In this paper, we propose a multithreaded processor architecture which improves machine throughput. In our processor architecture, instructions from different threads (not a singl...
Hiroaki Hirata, Kozo Kimura, Satoshi Nagamine, Yos...
117
Voted
ASPDAC
2009
ACM
141views Hardware» more  ASPDAC 2009»
15 years 6 months ago
Adaptive inter-router links for low-power, area-efficient and reliable Network-on-Chip (NoC) architectures
Abstract-- The increasing wire delay constraints in deep submicron VLSI designs have led to the emergence of scalable and modular Network-on-Chip (NoC) architectures. As the power ...
Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri...