Sciweavers

7133 search results - page 63 / 1427
» Visualizing system latency
Sort
View
FGR
2008
IEEE
286views Biometrics» more  FGR 2008»
14 years 4 months ago
Complementary computing for visual tasks: Meshing computer vision with human visual processing
We explore the opportunity to harness electroencephalograph (EEG) signals generated during human visual processing to enhance computer vision systems. We review the challenging ta...
Ashish Kapoor, Desney S. Tan, Pradeep Shenoy, Eric...
ICCAD
2008
IEEE
80views Hardware» more  ICCAD 2008»
14 years 7 months ago
Advancing supercomputer performance through interconnection topology synthesis
—In today’s many-core era, the interconnection networks have been the key factor that dominates the performance of a computer system. In this paper, we propose a design flow t...
Yi Zhu, Michael Taylor, Scott B. Baden, Chung-Kuan...
ISCAS
2005
IEEE
158views Hardware» more  ISCAS 2005»
14 years 3 months ago
Designing optimized pipelined global interconnects: algorithms and methodology impact
— As across-chip wire delays exceed a clock cycle, interconnect pipelining becomes essential. However, the arbitrary insertion of flip-flops can change the differentials of lat...
Vidyasagar Nookala, Sachin S. Sapatnekar
HUMAN
2005
Springer
14 years 3 months ago
mSCTP for Vertical Handover Between Heterogeneous Networks
Stream Control Transmission Protocol (SCTP) is a new end-to-end transport protocol that is featured ‘multi-homing.’ The mSCTP (mobile SCTP) is defined as SCTP with the capabili...
Seok Joo Koh, Sang Wook Kim
DAC
1996
ACM
14 years 2 months ago
Introspection: A Low Overhead Binding Technique During Self-Diagnosing Microarchitecture Synthesis
Abstract: Introspection, a zero-overhead binding technique during self-diagnosing microarchitecture synthesis is presented. Given a scheduled control data ow graph (CDFG) introspec...
Balakrishnan Iyer, Ramesh Karri