Sciweavers

995 search results - page 133 / 199
» Wire-speed total order
Sort
View
ICCAD
1999
IEEE
80views Hardware» more  ICCAD 1999»
14 years 1 months ago
What is the cost of delay insensitivity?
Deep submicron technology calls for new design techniques, in which wire and gate delays are accounted to have equal or nearly equal effect on circuit behaviour. Asynchronous spee...
Hiroshi Saito, Alex Kondratyev, Jordi Cortadella, ...
IPPS
1999
IEEE
14 years 1 months ago
Application of Parallel Processors to Real-Time Sensor Array Processing
Historically, most radar sensor array processing has been implemented using dedicated and specialized processing systems. This approach was necessary because the algorithm computa...
David R. Martinez
PRDC
1999
IEEE
14 years 1 months ago
Networked Windows NT System Field Failure Data Analysis
This paper presents a measurement-based dependability study of a Networked Windows NT system based on field data collected from NT System Logs from 503 servers running in a produc...
Jun Xu, Zbigniew Kalbarczyk, Ravishankar K. Iyer
RTCSA
1999
IEEE
14 years 1 months ago
Incorporating Error Recovery into the Imprecise Computation Model
In this paper; we describe optimal algorithmsfor incorporating error recovery in the imprecise computation model. In that model eack task compriser a mandatory and an optional par...
Hakan Aydin, Rami G. Melhem, Daniel Mossé
ICS
1999
Tsinghua U.
14 years 1 months ago
Nonlinear array layouts for hierarchical memory systems
Programming languages that provide multidimensional arrays and a flat linear model of memory must implement a mapping between these two domains to order array elements in memory....
Siddhartha Chatterjee, Vibhor V. Jain, Alvin R. Le...