Sciweavers

27 search results - page 5 / 6
» aspdac 1998
Sort
View
ASPDAC
1998
ACM
92views Hardware» more  ASPDAC 1998»
14 years 24 days ago
A New Design for Double Edge Triggered Flip-flops
-- The logic construction of a double-edge-triggered (DET) flip-flop, which can receive input signal at two levels of the clock, is analyzed and a new circuit design of CMOS DET fl...
Massoud Pedram, Qing Wu, Xunwei Wu
ASPDAC
1998
ACM
105views Hardware» more  ASPDAC 1998»
14 years 24 days ago
Techniques for Functional Test Pattern Execution
Functional debugging often dominates the time and cost of the ASIC system development, mainly due to the limited controllability and observability of the storage elements in desig...
Inki Hong, Miodrag Potkonjak
ASPDAC
1998
ACM
119views Hardware» more  ASPDAC 1998»
14 years 24 days ago
Integer Programming Models for Optimization Problems in Test Generation
— Test Pattern Generation for combinational circuits entails the identification of primary input assignments for detecting each fault in a set of target faults. An extension to ...
João P. Marques Silva
ASPDAC
1998
ACM
91views Hardware» more  ASPDAC 1998»
14 years 24 days ago
Curvilinear Detailed Routing Algorithm and Its Extension to Wire-Spreading and Wire-Fattening
— This article describes an algorithm for curvilinear detailed routing. We significantly improved the average time performance of Gao’s algorithm by resolving its bottleneck r...
Toshiyuki Hama, Hiroaki Etoh
ASPDAC
1998
ACM
81views Hardware» more  ASPDAC 1998»
14 years 24 days ago
A Heuristic Algorithm to Design AND-OR-EXOR Three-Level Networks
—An AND-OR-EXOR network, where the output EXOR gate has only two inputs, is one of the simplest three-level architecture. This network realizes an EXOR of two sum-of-products exp...
Debatosh Debnath, Tsutomu Sasao