Sciweavers

62 search results - page 5 / 13
» iccad 1994
Sort
View
ICCAD
1994
IEEE
139views Hardware» more  ICCAD 1994»
13 years 10 months ago
Switching activity analysis considering spatiotemporal correlations
This work presents techniques for computing the switching activities of all circuit nodes under pseudorandom or biased input sequences and assuming a zero delay mode of operation....
Radu Marculescu, Diana Marculescu, Massoud Pedram
ICCAD
1994
IEEE
101views Hardware» more  ICCAD 1994»
13 years 10 months ago
A general framework for vertex orderings, with applications to netlist clustering
We present a general framework for the construction of vertex orderings for netlist clustering. Our WINDOW algorithm constructs an ordering by iteratively adding the vertex with h...
Charles J. Alpert, Andrew B. Kahng
ICCAD
1994
IEEE
76views Hardware» more  ICCAD 1994»
13 years 10 months ago
Simultaneous functional-unit binding and floorplanning
As device feature size decreases, interconnection delay becomes the dominating factor of system performance. Thus it is important that accurate physical information is used during...
Yung-Ming Fang, D. F. Wong
ICCAD
1994
IEEE
59views Hardware» more  ICCAD 1994»
13 years 10 months ago
Fault dictionary compaction by output sequence removal
Fault dictionary compaction has been accomplished in the past by removing responses on individual output pins for speci c test vectors. In contrast to the previous work, we presen...
Vamsi Boppana, W. Kent Fuchs
ICCAD
1994
IEEE
82views Hardware» more  ICCAD 1994»
13 years 10 months ago
A timing analysis algorithm for circuits with level-sensitive latches
For a logic design with level-sensitive latches, we need to validate timing signal paths which may flush through several latches. We developed efficient algorithms based on the mo...
Jin-fuw Lee, Donald T. Tang, C. K. Wong