Sciweavers

303 search results - page 50 / 61
» isca 2006
Sort
View
ISCA
2006
IEEE
169views Hardware» more  ISCA 2006»
14 years 2 months ago
Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches
Level one cache normally resides on a processor’s critical path, which determines the clock frequency. Directmapped caches exhibit fast access time but poor hit rates compared w...
Chuanjun Zhang
ISCAS
2006
IEEE
112views Hardware» more  ISCAS 2006»
14 years 2 months ago
Differential and geometric properties of Rayleigh quotients with applications
the following cost functions: In this paper, learning rules are proposed for simultaneous corn- GI(U) = tr{(UTU)(UTBU)-lD, (la) putation of minor eigenvectors of a covariance matri...
M. A. Hasan
ISCAS
2006
IEEE
162views Hardware» more  ISCAS 2006»
14 years 2 months ago
Silicon neurons that phase-lock
Abstract—We present a silicon neuron with a dynamic, active leak that enables precise spike-timing with respect to a time-varying input signal. Our neuron models the mammalian bu...
J. H. Wittig Jr., Kwabena Boahen
ISCA
2006
IEEE
145views Hardware» more  ISCA 2006»
13 years 8 months ago
Techniques for Multicore Thermal Management: Classification and New Exploration
Power density continues to increase exponentially with each new technology generation, posing a major challenge for thermal management in modern processors. Much past work has exa...
James Donald, Margaret Martonosi
ISCA
2006
IEEE
182views Hardware» more  ISCA 2006»
14 years 2 months ago
Cooperative Caching for Chip Multiprocessors
This paper presents CMP Cooperative Caching, a unified framework to manage a CMP’s aggregate on-chip cache resources. Cooperative caching combines the strengths of private and ...
Jichuan Chang, Gurindar S. Sohi