Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
106
search results - page 22 / 22
»
itc 2003
Sort
relevance
views
votes
recent
update
View
thumb
title
110
click to vote
DAC
2003
ACM
137
views
Computer Architecture
»
more
DAC 2003
»
Test cost reduction for SOCs using virtual TAMs and lagrange multipliers
16 years 3 months ago
Download
people.ee.duke.edu
Recent advances in tester technology have led to automatic test equipment (ATE) that can operate at up to several hundred MHz. However, system-on-chip (SOC) scan chains typically ...
Anuja Sehgal, Vikram Iyengar, Mark D. Krasniewski,...
claim paper
Read More »
« Prev
« First
page 22 / 22
Last »
Next »