Sciweavers

240 search results - page 20 / 48
» vlsi 2005
Sort
View
ISVLSI
2005
IEEE
69views VLSI» more  ISVLSI 2005»
14 years 1 months ago
Pipelined Memory Controllers for DSP Applications Handling Unpredictable Data Accesses
Multimedia applications are often characterized by a large number of data accesses with regular and periodic access patterns. In these cases, optimized pipelined memory access con...
Bertrand Le Gal, Emmanuel Casseau, Sylvain Huet, E...
ISVLSI
2005
IEEE
124views VLSI» more  ISVLSI 2005»
14 years 1 months ago
Boost Logic: A High Speed Energy Recovery Circuit Family
In this paper, we propose Boost Logic, a logic family which relies on voltage scaling, gate overdrive and energy recovery techniques to achieve high energy efficiency at frequenc...
Visvesh S. Sathe, Marios C. Papaefthymiou, Conrad ...
ISVLSI
2005
IEEE
97views VLSI» more  ISVLSI 2005»
14 years 1 months ago
A High Performance Hybrid Wave-Pipelined Multiplier
The clock period in conventional pipeline scheme is proportional to the maximum delay while in hybrid wave-pipelining it is proportional to the maximum delay difference. An 8×8-b...
Suryanarayana Tatapudi, José G. Delgado-Fri...
VLSID
2005
IEEE
124views VLSI» more  VLSID 2005»
14 years 1 months ago
Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-Bit Parallel Adder
In this paper, we have proposed a design technique for the reversible circuit of Binary Coded Decimal (BCD) adder. The proposed circuit has the ability to add two 4bits binary var...
Hafiz Md. Hasan Babu, Ahsan Raja Chowdhury
GECCO
2005
Springer
118views Optimization» more  GECCO 2005»
14 years 1 months ago
G2DGA: an adaptive framework for internet-based distributed genetic algorithms
The Internet is different from traditional parallel computing environments, and Distributed Genetic Algorithms (DGAs) for the Internet need to be designed to address these diffe...
Johan Berntsson