Sciweavers

ASPDAC
2010
ACM
121views Hardware» more  ASPDAC 2010»
13 years 9 months ago
Current source modeling in the presence of body bias
Saket Gupta, Sachin S. Sapatnekar
ASPDAC
2010
ACM
105views Hardware» more  ASPDAC 2010»
13 years 9 months ago
Physical design techniques for optimizing RTA-induced variations
Yaoguang Wei, Jiang Hu, Frank Liu, Sachin S. Sapat...
ASPDAC
2010
ACM
105views Hardware» more  ASPDAC 2010»
13 years 9 months ago
Simultaneous slack budgeting and retiming for synchronous circuits optimization
Shenghua Liu, Yuchun Ma, Xianlong Hong, Yu Wang
ASPDAC
2010
ACM
183views Hardware» more  ASPDAC 2010»
13 years 9 months ago
Multi-operand adder synthesis on FPGAs using generalized parallel counters
Multi-operand adders, which are also found in parallel multipliers, usually consist of the compression trees which reduce the number of operands per a bit to two, and the carrypro...
Taeko Matsunaga, Shinji Kimura, Yusuke Matsunaga
ASPDAC
2010
ACM
143views Hardware» more  ASPDAC 2010»
13 years 9 months ago
A low latency wormhole router for asynchronous on-chip networks
Asynchronous on-chip networks are power efficient and tolerant to process variation but they are slower than synchronous on-chip networks. A low latency asynchronous wormhole route...
Wei Song, Doug Edwards
ASPDAC
2010
ACM
163views Hardware» more  ASPDAC 2010»
13 years 9 months ago
A PUF design for secure FPGA-based embedded systems
The concept of having an integrated circuit (IC) generate its own unique digital signature has broad application in areas such as embedded systems security, and IP/IC counterpiracy...
Jason Helge Anderson
ASPDAC
2010
ACM
142views Hardware» more  ASPDAC 2010»
13 years 9 months ago
Application-specific 3D Network-on-Chip design using simulated allocation
Pingqiang Zhou, Ping-Hung Yuh, Sachin S. Sapatneka...