CCECE
2011
IEEE
13 years 12 days ago
2011
IEEE
—In this work the design of a low power 10-bit 100MS/s pipeline ADC is presented. Low power consumption is realized by using an optimum bit per stage resolution and also by apply...
