Sciweavers

    ISCAS
    2006
    IEEE
    106views Hardware» more  ISCAS 2006»
    A frequency estimation algorithm for ADPLL designs with two-cycle lock-in time
    14 years 6 months ago
    A frequency estimation algorithm for ADPLL designs with two-cycle lock-in time
    Download  access.ee.ntu.edu.tw
    —This paper presents a Frequency-Estimation Algorithm for the ADPLL designs instead of traditional binary frequency-search algorithm. With the proposed ADPLL architecture and syn...
    Chia-Tsun Wu, Wei Wang, I-Chyn Wey, An-Yeu Wu
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.