Sciweavers

ICCAD
2008
IEEE
108views Hardware» more  ICCAD 2008»
14 years 8 months ago
FBT: filled buffer technique to reduce code size for VLIW processors
— VLIW processors provide higher performance and better efficiency etc. than RISC processors in specific domains like multimedia applications etc. A disadvantage is the bloated...
Talal Bonny, Jörg Henkel