205
click to vote
DAC
2006
ACM
16 years 18 days ago
2006
ACM
This paper investigates methods for clock skew minimization using buffer and wire sizing. First, a technique that significantly improves solution quality and stability of sequent...