Sciweavers

ICCAD
2005
IEEE
113views Hardware» more  ICCAD 2005»
14 years 9 months ago
Synthesis methodology for built-in at-speed testing
We discuss a new synthesis flow, which offers the ability to do easy delay testing almost free in terms of its impact on speed and area as compared to corresponding implementation...
Yinghua Li, Alex Kondratyev, Robert K. Brayton