Sciweavers

DDECS
2009
IEEE
111views Hardware» more  DDECS 2009»
14 years 5 months ago
0.5V 160-MHz 260uW all digital phase-locked loop
– A low power all-digital phase locked-loop (ADPLL) in a 0.13um CMOS process is presented. The pulse-based digitally controlled oscillator (PB-DCO) performs a high resolution and...
Jen-Chieh Liu, Hong-Yi Huang, Wei-Bin Yang, Kuo-Hs...