Sciweavers

GLVLSI
2009
IEEE
150views VLSI» more  GLVLSI 2009»
14 years 6 months ago
Contradictory antecedent debugging in bounded model checking
In the context of formal verification Bounded Model Checking (BMC) has shown to be very powerful for large industrial designs. BMC is used to check whether a circuit satisfies a...
Daniel Große, Robert Wille, Ulrich Kühn...
IEEEARES
2010
IEEE
14 years 6 months ago
Pitfalls in Formal Reasoning about Security Protocols
Formal verification can give more confidence in the security of cryptographic protocols. Application specific security properties like “The service provider does not loose mo...
Nina Moebius, Kurt Stenzel, Wolfgang Reif