Sciweavers

MSE
2005
IEEE
153views Hardware» more  MSE 2005»
14 years 2 months ago
ipPROCESS: Using a Process to Teach IP-Core Development
The reusing of Intellectual Property cores has been an alternative to the increasing gap between design productivity and chip complexity of emerging System-on-chip (SoC) designs. ...
Marilia Lima, Andre Aziz, Diogo José Costa ...
MSE
2005
IEEE
154views Hardware» more  MSE 2005»
14 years 2 months ago
A Platform FPGA-Based Hardware-Software Undergraduate Laboratory
Almost all universities offer introductory courses that focus on microcontroller-based systems and embedded programming. Advanced course offerings vary, and are often not availabl...
Joseph Schneider, Mikel Bezdek, Ziyu Zhang, Zhao Z...
MSE
2005
IEEE
108views Hardware» more  MSE 2005»
14 years 2 months ago
Tools for In-Circuit Testing of On-Line Content Processing Hardware
Tools have been developed that enable in-circuit testing of content processing hardware. The tools automate test and verification of new circuits using data from a predefined te...
MSE
2005
IEEE
123views Hardware» more  MSE 2005»
14 years 2 months ago
An Analog Leaf Cell for Analog Circuit Design
David W. Parent, Eric J. Basham, Shao Ng, Paul B. ...
MSE
2005
IEEE
133views Hardware» more  MSE 2005»
14 years 2 months ago
Embedded System Design with FPGAs Using HDLs (Lessons Learned and Pitfalls to Be Avoided)
This paper describes the authors experience with teaching VHDL (and more recently, Verilog) to undergraduate and graduate students at WPI and to engineers through various short co...
R. James Duckworth
MSE
2005
IEEE
115views Hardware» more  MSE 2005»
14 years 2 months ago
Teaching Nanotechnology by Introducing Crossbar-Based Architecture and Quantum-Dot Cellular Automata
The end of photolithography as the driver for Moore’s Law is predicted within seven to twelve years and six different emerging technologies (mostly nanoscale) are expected to r...
Minsu Choi, Nohpill Park
MSE
2005
IEEE
118views Hardware» more  MSE 2005»
14 years 2 months ago
Use of a Soft-Core Processor in a Hardware/Software Codesign Laboratory
This paper describes our experience to date and current plans for a senior-level microelectronics laboratory course on hardware/software codesign. The course utilizes an open-sour...
Roger D. Chamberlain, John W. Lockwood, Saurabh Ga...