Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
32
click to vote
MICRO
2010
IEEE
134
views
Hardware
»
more
MICRO 2010
»
Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors
13 years 9 months ago
Download
www.cs.ucsb.edu
Guoping Long, Diana Franklin, Susmit Biswas, Pablo...
claim paper
Read More »
33
click to vote
DFT
2003
IEEE
142
views
VLSI
»
more
DFT 2003
»
Exploiting Instruction Redundancy for Transient Fault Tolerance
14 years 4 months ago
Download
www.cis.fukuoka-u.ac.jp
This paper presents an approach for integrating fault-tolerance techniques into microprocessors by utilizing instruction redundancy as well as time redundancy. Smaller and smaller...
Toshinori Sato
claim paper
Read More »
38
click to vote
IEEEPACT
2006
IEEE
86
views
Distributed And Parallel Com...
»
more
IEEEPACT 2006
»
Self-checking instructions: reducing instruction redundancy for concurrent error detection
14 years 5 months ago
Download
www.cs.virginia.edu
With reducing feature size, increasing chip capacity, and increasing clock speed, microprocessors are becoming increasingly susceptible to transient (soft) errors. Redundant multi...
Sumeet Kumar, Aneesh Aggarwal
claim paper
Read More »