Sciweavers

MICRO
2000
IEEE
61views Hardware» more  MICRO 2000»
13 years 12 months ago
Reducing wire delay penalty through value prediction
In this work we show that value prediction can be used to avoid the penalty of long wire delays by predicting the data that is communicated through these long wires and validating...
Joan-Manuel Parcerisa, Antonio González
MICRO
2000
IEEE
96views Hardware» more  MICRO 2000»
13 years 12 months ago
Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors
We investigate instruction distribution methods for quadcluster, dynamically-scheduled superscalar processors. We study a variety of methods with different cost, performance and c...
Amirali Baniasadi, Andreas Moshovos