Sciweavers

    ICCD
    2006
    IEEE
    117views Hardware» more  ICCD 2006»
    Fast, Performance-Optimized Partial Match Address Compression for Low-Latency On-Chip Address Buses
    14 years 8 months ago
    Fast, Performance-Optimized Partial Match Address Compression for Low-Latency On-Chip Address Buses
    Download  iccd.et.tudelft.nl
    — The influence of interconnects on processor performance and cost is becoming increasingly pronounced with technology scaling. In this paper, we present a fast compression sche...
    Jiangjiang Liu, Krishnan Sundaresan, Nihar R. Maha...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.