Sciweavers

ISCA
2000
IEEE
111views Hardware» more  ISCA 2000»
13 years 11 months ago
Understanding the backward slices of performance degrading instructions
For many applications, branch mispredictions and cache misses limit a processor’s performance to a level well below its peak instruction throughput. A small fraction of static i...
Craig B. Zilles, Gurindar S. Sohi