Sciweavers

EURODAC
1995
IEEE
198views VHDL» more  EURODAC 1995»
14 years 4 months ago
On generating compact test sequences for synchronous sequential circuits
We present a procedure to generate short test sequences for synchronous sequential circuits described at the gate level. Short test sequences are important in reducing test applic...
Irith Pomeranz, Sudhakar M. Reddy