ASPDAC 2015 - PDF Preprint Papers

ASPDAC 2015 Asia and South Pacific Design Automation Conference

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ASPDAC-2015 Paper

click to vote

ASPDAC
2015
ACM

36views Hardware» more ASPDAC 2015»

Fast statistical analysis of rare failure events for memory circuits in high-dimensional variation space

8 years 7 months ago

Download users.ece.cmu.edu

- Accurately estimating the rare failure rates for nanoscale memory circuits is a challenging task, especially when the variation space is high-dimensional. In this paper, we summa...

Shupeng Sun, Xin Li 0001

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	36	Fast statistical analysis of rare failure events for memory circuits in high-dimensional variation space	claim
2	27	Automated generation of hybrid system models for reachability analysis of nonlinear analog circuits	claim
3	27	Modeling and optimization of low power resonant clock mesh	claim
4	26	Nonvolatile memory allocation and hierarchy optimization for high-level synthesis	claim
5	26	A 58.3-to-65.4 GHz 34.2 mW sub-harmonically injection-locked PLL with a sub-sampling phase detection	claim
6	23	A novel approach using a minimum cost maximum flow algorithm for fault-tolerant topology reconfiguration in NoC architectures	claim
7	23	Accurate passivity-enforced macromodeling for RF circuits via iterative zero/pole update based on measurement data	claim
8	21	Hardware Trojan detection using exhaustive testing of k-bit subspaces	claim
9	21	BEE: Predicting realistic worst case and stochastic eye diagrams by accounting for correlated bitstreams and coding strategies	claim
10	20	Negotiation-based task scheduling and storage control algorithm to minimize user's electric bills under dynamic prices	claim
11	20	Early stage real-time SoC power estimation using RTL instrumentation	claim
12	19	Incremental Latin hypercube sampling for lifetime stochastic behavioral modeling of analog circuits	claim
13	19	Generating circuit current constraints to guarantee power grid safety	claim
14	19	Approximation-aware scheduling on heterogeneous multi-core architectures	claim
15	19	A negative-resistance sense amplifier for low-voltage operating STT-MRAM	claim
16	19	A cross-layer framework for designing and optimizing deeply-scaled FinFET-based SRAM cells under process variations	claim
17	18	Determining the minimal number of swap gates for multi-dimensional nearest neighbor quantum circuits	claim
18	17	Iterative disparity voting based stereo matching algorithm and its hardware implementation	claim
19	17	IC Piracy prevention via Design Withholding and Entanglement	claim
20	17	Quantitative modeling of racetrack memory, a tradeoff among area, performance, and power	claim
21	17	An HDL-synthesized gated-edge-injection PLL with a current output DAC	claim
22	16	Modeling framework for cross-point resistive memory design emphasizing reliability and variability issues	claim
23	16	Toward large-scale access-transistor-free memristive crossbars	claim
24	16	Electromigration-aware redundant via insertion	claim
25	15	A retargetable and accurate methodology for logic-IP-internal electromigration assessment	claim
26	15	Reducing Dynamic Dispatch Overhead (DDO) of SLDL-synthesized embedded software	claim
27	9	Heterogeneous architecture design with emerging 3D and non-volatile memory technologies	claim
28	8	Multiple Independent Gate FETs: How many gates do we need?	claim
29	7	An oscillator-based true random number generator with process and temperature tolerance	claim
30	6	Evaluation of runtime monitoring methods for real-time event streams	claim
31	6	Layout decomposition co-optimization for hybrid e-beam and multiple patterning lithography	claim
32	3	Vulnerability analysis for crypto devices against probing attack	claim
33	2	On test syndrome merging for reasoning-based board-level functional fault diagnosis	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers