GLVLSI 1996 - PDF Preprint Papers

GLVLSI 1996 Great Lakes Symposium on VLSI

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed GLVLSI-1996 Paper

click to vote

GLVLSI
1996
IEEE

145views VLSI» more GLVLSI 1996»

Boolean Function Representation Using Parallel-Access Diagrams

14 years 3 months ago

Download www.eecs.umich.edu

Inthispaperweintroduceanondeterministiccounterpart to Reduced, Ordered Binary Decision Diagrams for the representation and manipulation of logic functions. ROBDDs are conceptually...

Valeria Bertacco, Maurizio Damiani

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	145	Boolean Function Representation Using Parallel-Access Diagrams	claim
2	139	Design and VLSI Implementation of a Unified Synapse-Neuron Architecture	claim
3	128	Delay Hazards in Complex Gate Based Speed Independent VLSI Circuits	claim
4	126	An Accurate Interconnection Length Estimation for Computer Logic	claim
5	125	Performance-Driven Interconnect Global Routing	claim
6	115	A VLSI Interconnection Network Router Using a D-CAM with Hidden Refresh	claim
7	109	Least Upper Bounds on the Sizes of Symmetric Variable Order based OBDDs	claim
8	103	A Parametrical Architecture for Reed-Solomon Decoders	claim
9	103	A Modular Architecture for Real Time HDTV Motion Estimation with Large Search Range	claim
10	102	FPGA-based high performance page layout segmentation	claim
11	96	A Provably Good Moat Routing Algorithm	claim
12	91	Macromodeling C- and RC-loaded CMOS inverters for timing analysis	claim
13	91	Formal Verification of an ATM Switch Fabric using Multiway Decision Graphs	claim
14	88	A High Speed VLSI Architecture for Scaleable ATM Switches	claim
15	86	A Reprogrammable FPGA-Based ATM Traffic Generator	claim
16	77	A Parameterized Index-Generator for the Multi-Dimensional Interleaving Optimization	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers