Sciweavers

GLVLSI
1996
IEEE

FPGA-based high performance page layout segmentation

14 years 3 months ago
FPGA-based high performance page layout segmentation
Nalini K. Ratha, Anil K. Jain, Diane T. Rover
Added 07 Aug 2010
Updated 07 Aug 2010
Type Conference
Year 1996
Where GLVLSI
Authors Nalini K. Ratha, Anil K. Jain, Diane T. Rover
Comments (0)