VTS 2003 - PDF Preprint Papers

VTS 2003 IEEE VLSI Test Symposium

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed VTS-2003 Paper

click to vote

VTS
2003
IEEE

131views Hardware» more VTS 2003»

Efficient Implication - Based Untestable Bridge Fault Identifier

14 years 5 months ago

Download computing.ece.vt.edu

: This paper presents a novel, low cost technique based on implications to identify untestable bridging faults in sequential circuits. Sequential symbolic simulation [1] is first p...

Manan Syal, Michael S. Hsiao, Kiran B. Doreswamy, ...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	131	Efficient Implication - Based Untestable Bridge Fault Identifier	claim
2	127	Bist Reseeding with very few Seeds	claim
3	122	A Reconfigurable Shared Scan-in Architecture	claim
4	119	Test Data Compression Using Dictionaries with Fixed-Length Indices	claim
5	119	A Circuit Level Fault Model for Resistive Opens and Bridges	claim
6	115	Design and Optimization of Multi-level TAM Architectures for Hierarchical SOCs	claim
7	115	Fault Testing for Reversible Circuits	claim
8	104	Application of Saluja-Karpovsky Compactors to Test Responses with Many Unknowns	claim
9	95	Built-In Reseeding for Serial Bist	claim
10	95	Testing SoC Interconnects for Signal Integrity Using Boundary Scan	claim
11	89	Detecting Intra-Word Faults in Word-Oriented Memories	claim
12	89	Diagnosis of Delay Defects Using Statistical Timing Models	claim
13	88	Use of Multiple IDDQ Test Metrics for Outlier Identification	claim
14	87	An Analog Checker with Dynamically Adjustable Error Threshold for Fully Differential Circuits	claim
15	87	Efficient Seed Utilization for Reseeding based Compression	claim
16	83	SOC Test Scheduling Using Simulated Annealing	claim
17	81	Test Resource Partitioning and Optimization for SOC Designs	claim
18	69	Keynote Address	claim
19	55	Deterministic Test Vector Decompression in Software Using Linear Operations	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers