Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
21
click to vote
ASPDAC
2006
ACM
favorite
Email
discuss
report
107
views
Hardware
»
more
ASPDAC 2006
»
Delay variation tolerance for domino circuits
14 years 2 months ago
Download
nthucad.cs.nthu.edu.tw
Kai-Chiang Wu, Cheng-Tao Hsieh, Shih-Chieh Chang
Real-time Traffic
ASPDAC 2006
|
claim paper
Related Content
»
Minimizing Sensitivity to Delay Variations in HighPerformance Synchronous Circuits
»
Methodology to achieve higher tolerance to delay variations in synchronous circuits
»
Path delay test compaction with process variation tolerance
»
A Novel VariationTolerant Keeper Architecture for HighPerformance LowPower Wide FanIn Dyna...
»
DiCER distributed and costeffective redundancy for variation tolerance
»
Design Guidelines for MetallicCarbonNanotubeTolerant Digital Logic Circuits
»
Optimal Clock Skew Scheduling Tolerant to Process Variations
»
A Novel OnChip Delay Measurement Hardware for Efficient SpeedBinning
»
Retiming and clock scheduling for digital circuit optimization
more »
Post Info
More Details (n/a)
Added
13 Jun 2010
Updated
13 Jun 2010
Type
Conference
Year
2006
Where
ASPDAC
Authors
Kai-Chiang Wu, Cheng-Tao Hsieh, Shih-Chieh Chang
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision