Interconnect capacitance estimation for FPGAs

Abstract—The dynamic power consumed by a digital CMOS circuit is directly proportional to capacitance. In this paper, we consider pre-routing capacitance estimation for FPGAs and develop an empirical estimation model, suitable for use in power-aware placement, early power prediction, and other applications. We show that estimation accuracy is improved by considering aspects of the FPGA interconnect architecture in addition to generic parameters, such as net fanout and bounding box perimeter length. We also show that there is an inherent variability (noise) in the capacitance of nets routed using a commercial FPGA layout tool. This variability limits the accuracy attainable in capacitance estimation. Experimental results show that the proposed estimation model works well given the noise limitations.

• Type: Conference
• Year: 2004
• Where: ASPDAC
• Authors: Jason Helge Anderson, Farid N. Najm
• Keywords: ASPDAC 2004, Capacitance Estimation, Estimation Model, Pre-routing Capacitance Estimation