A System Level Resource Estimation Tool for FPGAs

Abstract. High level modeling tools make it possible to synthesize a high performance FPGA design directly from a Simulink model. Accurate estimates of the FPGA resources required provides the system designer important feedback on area and cost, which is valuable even during early design iterations. Previous approaches to hardware resource estimation suffer a combination of inaccuracy, slowness, and/or high complexity, which limits their practicality at the algorithm definition stage. We address these restrictions with a fast resource estimation tool incorporated in the Xilinx System Generator. Implemented using MATLAB code, the estimator run time is proportional to the Simulink compilation time, and typically takes from seconds to minutes depending upon the size of the Simulink model. Estimates are conservative, and accurate to within 10% of the post-mapping implementation report. In this paper, we explain how block resource information is characterized in a MATLAB function. This char...

• Type: Conference
• Year: 2004
• Where: FPL
• Authors: Changchun Shi, James Hwang, Scott McMillan, Ann Root, Vinay Singh
• Keywords: FPL 2004, Resource Estimation, Simulink Compilation Time, Simulink Model