Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
24
click to vote
ISVLSI
2003
IEEE
favorite
Email
discuss
report
93
views
VLSI
»
more
ISVLSI 2003
»
Peak Power Minimization Through Datapath Scheduling
14 years 4 months ago
Download
www.cse.unt.edu
Saraju P. Mohanty, N. Ranganathan, Sunil K. Chappi
Real-time Traffic
ISVLSI 2003
|
claim paper
Related Content
»
Simultaneous peak and average power minimization during datapath scheduling for DSP proces...
»
Power Fluctuation Minimization During Behavioral Synthesis using ILPBased Datapath Schedul...
»
A Framework for Energy and Transient Power Reduction during Behavioral Synthesis
»
PowerManagement Scheduling for Peak Power Minimization
»
Transient Power Management Through High Level Synthesis
»
Automating RTLevel Operand Isolation to Minimize Power Consumption in Datapaths
»
Scheduling and resource binding for low power
»
EnergyEfficient ThermalAware Task Scheduling for Homogeneous HighPerformance Computing Dat...
»
A low power scheduler using game theory
more »
Post Info
More Details (n/a)
Added
04 Jul 2010
Updated
04 Jul 2010
Type
Conference
Year
2003
Where
ISVLSI
Authors
Saraju P. Mohanty, N. Ranganathan, Sunil K. Chappidi
Comments
(0)
Researcher Info
VLSI Study Group
Computer Vision