Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

23

ISPD
2003
ACM

favoriteEmaildiscussreport

92views Hardware» more ISPD 2003»

An architectural exploration of via patterned gate arrays

14 years 4 months ago

An architectural exploration of via patterned gate arrays

Download www.ece.cmu.edu

Chetan Patel, Anthony Cozzie, Herman Schmit, Lawre

Real-time Traffic

Hardware | ISPD 2003 |

claim paper

Related Content

» Exploring technology alternatives for nanoscale FPGA interconnects

» Reconfigurable double gate carbon nanotube field effect transistor based nanoelectronic ar...

» Design Tradeoffs and Hardware Architecture for RealTime Iterative MIMO Detection using Sph...

» Architectures for function evaluation on FPGAs

» Adaptive FPGAs HighLevel Architecture and a Synthesis Method

» Implementation of a programmable array processor architecture for approximate string match...

» A softwaresupported methodology for exploring interconnection architectures targeting 3D F...

» Monolithically stackable hybrid FPGA

» Dont forget memories a case study redesigning a pattern counting ASIC circuit for FPGAs

Post Info
More Details (n/a)

Added	05 Jul 2010
Updated	05 Jul 2010
Type	Conference
Year	2003
Where	ISPD
Authors	Chetan Patel, Anthony Cozzie, Herman Schmit, Lawrence T. Pileggi

Comments (0)