Target Architecture Oriented High-Level Synthesis for Multi-FPGA Based Emulation

This paper presents a new approach on combined highlevel synthesis and partitioning for FPGA-based multi-chip emulation systems. The goal is to synthesize a prototype with maximal performance under the given area and interconnection constraints of the target architecture. Interconnection resources are handled similarly to functional resources, enabling the scheduling and the sharing of interchip connections according to their delay. Moreover, data transfer serialization is performed completely or partially, depending on the mobility of the data transfers, in order to satisfy the given interconnection constraints. In contrast to conventional partitioning approaches, the constraints of the target architecture are fulfilled by construction.

• Type: Conference
• Year: 2000
• Where: DATE
• Authors: Oliver Bringmann, Wolfgang Rosenstiel, Carsten Menn
• Keywords: DATE 2000, FPGA-based Multi-chip Emulation, Hardware, Interconnection Constraints, Target Architecture