Partial Simulation-Driven ATPG for Detection and Diagnosis of Faults in Analog Circuits

In this paper, we propose a novel fault-oriented test generation methodology for detection and isolation of faults in analog circuits. Given the description of the circuit-undertest, the proposed test generator computes the optimal transient test stimuli in order to detect and isolate a given set of faults. It also computes the optimal set of test nodes to probe at, and the time instants to make measurements. The test generation program accommodates the effects introduced by component tolerances and measurement inaccuracy, and can be tailored to fit the signal generation capabilities of a hardware tester. Experimental results show that the proposed technique can be applied to generate transient tests for both linear and non-linear analog circuits of moderate complexity in reasonably less CPU time. This will significantly impact the test development costs for an analog circuit and will decrease the time-to-market of a product. Finally, the short duration and the easy-to-apply feature...

• Type: Conference
• Year: 2000
• Where: ICCAD
• Authors: Sudip Chakrabarti, Abhijit Chatterjee
• Keywords: Analog Circuit, Hardware, ICCAD 2000, Test Generation, Transient Tests