A Methodology for Verifying Memory Access Protocols in Behavioral Synthesis

— Memory is one of the most important components to be optimized in the several phases of the synthesis process. ioral synthesis, a memory is viewed as an abstract construct which hides the detail implementations of the memory. Consequently, for a vendor’s memory, behavioral synthesis should create a clean model of the memory wrapper which abstracts the properties of the memory that are required to interface to the rest of the circuit. However, this wrapping process invariably demands the verification problem of the memory access protocols in order to be safely used in behavioral synthesis environment. In this paper, we propose a systematic methodology of verifying the correctness of the memory wrapper. Specifically, we analyze the complexity of the problem, and derive an effective solution which is not only practically efficient but also highly reliable. For designers who use memories as design components in behavioral synthesis, automating our solution shortens the verificati...

• Type: Conference
• Year: 2000
• Where: ICCAD
• Authors: Gernot Koch, Taewhan Kim, Reiner Genevriere
• Keywords: Behavioral Synthesis, Hardware, ICCAD 2000, Memory Access, Memory Wrapper