Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

23

ITC
2000
IEEE

favoriteEmaildiscussreport

55views Hardware» more ITC 2000»

Low power BIST design by hypergraph partitioning: methodology and architectures

14 years 3 months ago

Low power BIST design by hypergraph partitioning: methodology and architectures

Download dit.upc.es

Patrick Girard, Christian Landrault, Loïs Gui

Real-time Traffic

Hardware | ITC 2000 |

claim paper

Related Content

» Low Power BIST Based on Scan Partitioning

» VoltageFrequency Island Partitioning for GALSbased NetworksonChip

» An EnergyConscious Exploration Methodology for Reconfigurable DSPs

» Embedded Software in Digital AMFM Chipset

» Built in Defect Prognosis for Embedded Memories

Post Info
More Details (n/a)

Added	31 Jul 2010
Updated	31 Jul 2010
Type	Conference
Year	2000
Where	ITC
Authors	Patrick Girard, Christian Landrault, Loïs Guiller, Serge Pravossoudovitch

Comments (0)