Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

32

FPGA
1998
ACM

favoriteEmaildiscussreport

148views FPGA» more FPGA 1998»

Optimizations for a Highly Cost-Efficient Programmable Logic Architecture

14 years 3 months ago

Optimizations for a Highly Cost-Efficient Programmable Logic Architecture

Download www.cs.york.ac.uk

Kerry Veenstra, Bruce Pedersen, Jay Schleicher, Ch

Real-time Traffic

FPGA | FPGA 1998 |

claim paper

Related Content

» A strategy for cost efficient distributed data storage for inmemory OLAP

» Design of programmable interconnect for sublithographic programmable logic arrays

» HyperProgrammable Architectures for Adaptable Networked Systems

» A reconfigurable architecture for hybrid CMOSNanodevice circuits

» Adaptive FPGAs HighLevel Architecture and a Synthesis Method

» Fault Tolerant Approaches to Nanoelectronic Programmable Logic Arrays

» Architecture Considerations for MultiFormat Programmable Video Processors

» Programmable Asynchronous Pipeline Arrays

» Implementation of a Real Time Programmable Encoder for Low Density Parity Check Code on a ...

Post Info
More Details (n/a)

Added	05 Aug 2010
Updated	05 Aug 2010
Type	Conference
Year	1998
Where	FPGA
Authors	Kerry Veenstra, Bruce Pedersen, Jay Schleicher, Chiakang Sung

Comments (0)