Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

30

GLVLSI
1996
IEEE

favoriteEmaildiscussreport

103views VLSI» more GLVLSI 1996»

A Parametrical Architecture for Reed-Solomon Decoders

14 years 3 months ago

A Parametrical Architecture for Reed-Solomon Decoders

Download www.cs.york.ac.uk

Mariana-Eugenia Petre, Guido Masera

Real-time Traffic

GLVLSI 1996 | VLSI |

claim paper

Related Content

» Highspeed VLSI architecture for parallel ReedSolomon decoder

» Highspeed Factorization Architecture for Softdecision ReedSolomon Decoding

» An adaptive ReedSolomon errorsanderasures decoder

» HardwareSoftware Codesign Applied to ReedSolomon Decoding for the DMB Standard

» An FPGA Interpolation Processor for SoftDecision ReedSolomon Decoding

» Vectorization of Reed Solomon Decoding and Mapping on the EVP

» LowPower ASIP Architecture Exploration and Optimization for ReedSolomon Processing

» Design of a Self Checking Reed Solomon Encoder

» An XOR Based ReedSolomon Algorithm for Advanced RAID Systems

Post Info
More Details (n/a)

Added	07 Aug 2010
Updated	07 Aug 2010
Type	Conference
Year	1996
Where	GLVLSI
Authors	Mariana-Eugenia Petre, Guido Masera

Comments (0)