Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
16
click to vote
GLVLSI
1996
IEEE
favorite
Email
discuss
report
102
views
VLSI
»
more
GLVLSI 1996
»
FPGA-based high performance page layout segmentation
14 years 21 days ago
Download
www.cecs.uci.edu
Nalini K. Ratha, Anil K. Jain, Diane T. Rover
Real-time Traffic
GLVLSI 1996
|
VLSI
|
claim paper
Related Content
»
Avoiding version redundancy for high performance reads in temporal databases
»
Methodology for Flexible and Efficient Analysis of the Performance of Page Segmentation Al...
»
Robust web page segmentation for mobile terminal using contentdistances and page layout in...
»
Background variability modeling for statistical layout analysis
»
Extending Page Segmentation Algorithms for MixedLayout Document Processing
»
Userdriven page layout analysis of historical printed books
»
Performance Analysis Framework for Layout Analysis Methods
»
Page Segmentation Competition
»
Ground Truth for Layout Analysis Performance Evaluation
more »
Post Info
More Details (n/a)
Added
07 Aug 2010
Updated
07 Aug 2010
Type
Conference
Year
1996
Where
GLVLSI
Authors
Nalini K. Ratha, Anil K. Jain, Diane T. Rover
Comments
(0)
Researcher Info
VLSI Study Group
Computer Vision