Sciweavers

    GLVLSI
    1996
    IEEE
    102views VLSI» more  GLVLSI 1996»

    FPGA-based high performance page layout segmentation

    14 years 4 months ago
    FPGA-based high performance page layout segmentation
    Download  www.cecs.uci.edu
    Nalini K. Ratha, Anil K. Jain, Diane T. Rover
    claim paper
    Added 07 Aug 2010
    Updated 07 Aug 2010
    Type Conference
    Year 1996
    Where GLVLSI
    Authors Nalini K. Ratha, Anil K. Jain, Diane T. Rover
    Comments (0)
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.