Gate-level current waveform simulation of CMOS integrated circuits

We present a new gate-level approach to current simulation. We use a symbolic model of current pulses that takes accurately into account the dependence on the switching conditions. We then construct current waveforms during eventdriven logic simulation by means of pulse composition. We obtain satisfying accuracy on time-domain current waveforms and on peak current estimates, while maintaining performance comparable with traditional gate-level simulation.

• Type: Conference
• Year: 1996
• Where: ISLPED
• Authors: Alessandro Bogliolo, Luca Benini, Giovanni De Micheli, Bruno Riccò
• Keywords: Current Simulation, Current Waveforms, Hardware, ISLPED 1996, Time-domain Current Waveforms