Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

28

ASPDAC
2007
ACM

favoriteEmaildiscussreport

110views Hardware» more ASPDAC 2007»

High-Level Power Estimation and Low-Power Design Space Exploration for FPGAs

14 years 3 months ago

High-Level Power Estimation and Low-Power Design Space Exploration for FPGAs

Download www.aspdac.com

Deming Chen, Jason Cong, Yiping Fan, Zhiru Zhang

Real-time Traffic

ASPDAC 2007 | Hardware |

claim paper

Related Content

» Lower Bound Estimation for Low Power HighLevel Synthesis

» Power Efficient Mediaprocessors Design Space Exploration

» A Variation Aware High Level Synthesis Framework

» Accurate Area and Delay Estimators for FPGAs

» Lowpower highlevel synthesis for FPGA architectures

» Architectural Exploration Using VerilogBased Power Estimation A Case Study of the IDCT

» Multilevel Granularity Parallelism Synthesis on FPGAs

» Design space exploration of a cooperative MIMO receiver for reconfigurable architectures

» A codesign platform for algorithmarchitecture design exploration

Post Info
More Details (n/a)

Added	12 Aug 2010
Updated	12 Aug 2010
Type	Conference
Year	2007
Where	ASPDAC
Authors	Deming Chen, Jason Cong, Yiping Fan, Zhiru Zhang

Comments (0)