Spatial and temporal design debug using partial MaxSAT

Design debug remains one of the major bottlenecks in the VLSI design cycle today. Existing automated solutions strive to aid engineers in reducing the debug effort by identifying possible error sources in the design. Unfortunately, these techniques do not provide any information regarding the time at which the bug is active during an error trace or counter-example. This work introduces an automated debug technique that provides the user with both spatial and temporal information about the source of error. The proposed method is based on a Partial MaxSAT formulation which models errors at the CNF clause level instead of the traditional gate or module level. Thus, error sites are identified based on erroneous implications that correspond to locations both in the design and in the error trace. Experiments demonstrate that we can provide this additional information at no extra cost in run time and are able to prune about 61% of all simulation time frames from the debugging process. When c...

• Type: Conference
• Year: 2009
• Where: GLVLSI
• Authors: Yibin Chen, Sean Safarpour, Andreas G. Veneris, João P. Marques Silva
• Keywords: Debug, Error Trace, GLVLSI 2009, Possible Error Sources, VLSI