Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint

We consider the problem of transistor sizing in a static CMOS layout to minimizethe power consumption of the circuit subject to a given delay constraint. Based on our characterization of the short circuit power dissipation of a CMOS circuit we show that the transistors of a gate with high fan-out load should be enlarged to minimize the power consumption of the circuit. We derive analytical formulation for computing the power optimal size of a transistor and isolate the factor aecting the power optimal size. We extend our model to analyze powerdelay characteristic of a CMOS circuit and derive the power-delay optimal size of a transistor. Based on our model we develop heuristics to perform transistor sizing in CMOS layouts for minimizingpower consumption while meeting given delay constraints. Experimental results (SPICE simulations) are presented to conrm the correctness of our analytical model.

• Type: Conference
• Year: 1995
• Where: ISLPED
• Authors: Manjit Borah, Robert Michael Owens, Mary Jane Irwin
• Keywords: CMOS, Hardware, ISLPED 1995, Optimal Size, Transistor